The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Mohammad Athar Khalil: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chin-Long Wey, Mohammad Athar Khalil, Jim Liu, Gregory Wierzba
    Hierarchical extreme-voltage stress test of analog CMOS ICs for gate-oxide reliability enhancement. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2004, pp:322-327 [Conf]
  2. Mohammad Athar Khalil, Chin-Long Wey
    Extreme-voltage stress vector generation of analog CMOS ICs for gate-oxide reliability enhancement. [Citation Graph (0, 0)][DBLP]
    ITC, 2001, pp:348-357 [Conf]
  3. Mohammad Athar Khalil, Chin-Long Wey
    High-Voltage Stress Test Paradigms of Analog CMOS ICs for Gate-Oxide Reliability Enhancement. [Citation Graph (0, 0)][DBLP]
    VTS, 2001, pp:333-338 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002