The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jinxiang Wang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yong-sheng Wang, Jin-xiang Wang, Feng-chang Lai, Yizheng Ye
    Optimal Schemes for ADC BIST Based on Histogram. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2005, pp:52-57 [Conf]
  2. Yong-sheng Wang, Liyi Xiao, Mingyan Yu, Jin-xiang Wang, Yizheng Ye
    A Test Architecture for System-on-a-Chip. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2003, pp:506- [Conf]
  3. Qingli Zhang, Jinxiang Wang, Yizheng Ye
    An energy-efficient temporal encoding circuit technique for on-chip high performance buses. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2006, pp:422-427 [Conf]
  4. Zhibo Zhou, Tong Zhou, Jinxiang Wang
    Performance of Multi-User DCSK Communication System Over Multipath Fading Channels. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:2478-2481 [Conf]

  5. Delay and Energy Efficient Design of On-Chip Encoded Bus with Repeaters. [Citation Graph (, )][DBLP]


  6. Low-Power Crosstalk Avoidance Encoding for On-Chip Data Buses. [Citation Graph (, )][DBLP]


  7. Multi-agent Based Vehicle Integrated Control Framework for Coordination of Active Steering, Driveline and Braking Systems. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002