|
Search the dblp DataBase
Takayuki Kawahara:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Kiyoo Itoh, Masanao Yamaoka, Takayuki Kawahara
Low-voltage limitations of deep-sub-100-nm CMOS LSIs: view of memory designers. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2007, pp:529-533 [Conf]
- Masayuki Miyazaki, Goichi Ono, Takayuki Kawahara
Optimum threshold-voltage tuning for low-power, high-performance microprocessor. [Citation Graph (0, 0)][DBLP] ISCAS (1), 2005, pp:17-20 [Conf]
- Goichi Ono, Masayuki Miyazaki, Kazuki Watanabe, Takayuki Kawahara
An LSI system with locked in temperature insensitive state achieved by using body bias technique. [Citation Graph (0, 0)][DBLP] ISCAS (1), 2005, pp:632-635 [Conf]
- Masayuki Miyazaki, Hidetoshi Tanaka, Goichi Ono, Tomohiro Nagano, Norio Ohkubo, Takayuki Kawahara, Kazuo Yano
Electric-energy generation using variable-capacitive resonator for power-free LSI: efficiency analysis and fundamental experiment. [Citation Graph (0, 0)][DBLP] ISLPED, 2003, pp:193-198 [Conf]
- Kiyoo Itoh, Kenichi Osada, Takayuki Kawahara
Low-Voltage Embedded RAMs - Current Status and Future Trends. [Citation Graph (0, 0)][DBLP] PATMOS, 2004, pp:3-15 [Conf]
- Yoshinobu Nakagome, Masashi Horiguchi, Takayuki Kawahara, Kiyoo Itoh
Review and future prospects of low-voltage RAM circuits. [Citation Graph (0, 0)][DBLP] IBM Journal of Research and Development, 2003, v:47, n:5-6, pp:525-552 [Journal]
- Kiyoo Itoh, Masashi Horiguchi, Takayuki Kawahara
Ultra-low voltage nano-scale embedded RAMs. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
Search in 0.001secs, Finished in 0.002secs
|