The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jiajing Wang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Joseph F. Ryan, Jiajing Wang, Benton H. Calhoun
    Analyzing and modeling process balance for sub-threshold circuit design. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2007, pp:275-280 [Conf]

  2. SRAM-based NBTI/PBTI sensor system design. [Citation Graph (, )][DBLP]


  3. Analyzing static and dynamic write margin for nanometer SRAMs. [Citation Graph (, )][DBLP]


  4. Limits of bias based assist methods in nano-scale 6T SRAM. [Citation Graph (, )][DBLP]


  5. Recursive Statistical Blockade: An Enhanced Technique for Rare Event Simulation with Application to SRAM Circuit Design. [Citation Graph (, )][DBLP]


  6. An Algorithm of Information Hiding Based on Compound Encryption in Non-Uniform B-Spline Wavelet Domain. [Citation Graph (, )][DBLP]


  7. VISDA: an open-source caBIGTM analytical tool for data clustering and beyond. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002