The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yukihide Kohira: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yosuke Takahashi, Yukihide Kohira, Atsushi Takahashi
    A fast clock scheduling for peak power reduction in LSI. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2007, pp:582-587 [Conf]
  2. Yukihide Kohira, Atsushi Takahashi
    A Fast Register Relocation Method for Circuit Size Reduction in Generalized-Synchronous Framework. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:1795-1798 [Conf]
  3. Y. Kohira, Chikaaki Kodama, Kunihiro Fujiyoshi, A. Takahashi
    Evaluation of 3D-packing representations for scheduling of dynamically reconfigurable systems. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  4. A fast longer path algorithm for routing grid with obstacles using biconnectivity based length upper bound. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002