|
Search the dblp DataBase
Yukihide Kohira:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Yosuke Takahashi, Yukihide Kohira, Atsushi Takahashi
A fast clock scheduling for peak power reduction in LSI. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2007, pp:582-587 [Conf]
- Yukihide Kohira, Atsushi Takahashi
A Fast Register Relocation Method for Circuit Size Reduction in Generalized-Synchronous Framework. [Citation Graph (0, 0)][DBLP] ISCAS, 2007, pp:1795-1798 [Conf]
- Y. Kohira, Chikaaki Kodama, Kunihiro Fujiyoshi, A. Takahashi
Evaluation of 3D-packing representations for scheduling of dynamically reconfigurable systems. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
A fast longer path algorithm for routing grid with obstacles using biconnectivity based length upper bound. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.001secs
|