The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Zohreh Karimi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shigetoshi Nakatake, Zohreh Karimi, Taraneh Taghavi, Majid Sarrafzadeh
    Block placement to ensure channel routability. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2007, pp:465-468 [Conf]
  2. Elham Safi, Zohreh Karimi, Maghsoud Abbaspour, Zainalabedin Navabi
    Utilizing Various ADL Facets for Instruction Level CPU Test. [Citation Graph (0, 0)][DBLP]
    MTV, 2003, pp:38-0 [Conf]
  3. Elham Safi, Reihaneh Saberi, Zohreh Karimi, Zainalabedin Navabi
    Processor Testing Using an ADL Description and Genetic Algorithms. [Citation Graph (0, 0)][DBLP]
    VLSI-SOC, 2003, pp:186-0 [Conf]

  4. Power aware placement for FPGAs with dual supply voltages. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002