The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jorge Guilherme: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Manuel Barros, Jorge Guilherme, Nuno Horta
    GA-SVM feasibility model and optimization kernel applied to analog IC design automation. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2007, pp:469-472 [Conf]
  2. Jorge Guilherme, José E. Franca
    Digitally-Controlled Analogue Signal Processing and Conversion Techniques Employing a Logarithmic Building Block. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:377-380 [Conf]
  3. Jorge Guilherme, José E. Franca
    New CMOS Logarithmic A/D Converters Employing Pipeline and Algorithmic Architectures. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1995, pp:529-532 [Conf]
  4. Jorge Guilherme, Pedro M. Figueiredo, P. Azevedo, G. Minderico, A. Leal, João C. Vital, José E. Franca
    A pipeline 15-b 10-Msample/s analog-to-digital converter for ADSL applications. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2001, pp:396-399 [Conf]

  5. A reconfigurable A/D converter for 4G wireless systems. [Citation Graph (, )][DBLP]


  6. A Low-cost EEG Stand-alone Device for Brain Computer Interface. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002