The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Alexander Tiountchik: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Alexander Tiountchik, Elena Trichina
    RSA Acceleration with Field Programmable Gate Arrays. [Citation Graph (0, 0)][DBLP]
    ACISP, 1999, pp:164-176 [Conf]
  2. Alexander Tiountchik, Elena Trichina
    Modular Exponentiation on Fine-Grained FPGA. [Citation Graph (0, 0)][DBLP]
    CT-RSA, 2001, pp:223-234 [Conf]
  3. Elena Trichina, Alexander Tiountchik
    Scalable Algorithm for Montgomery Multiplication and Its Implementation on the Coarse-Grain Reconfigurable Chip. [Citation Graph (0, 0)][DBLP]
    CT-RSA, 2001, pp:235-249 [Conf]
  4. Alexander Tiountchik
    Implementation of Montgomery Exponentiation on Fine Grained FPGAs: A Note on Partitioning. [Citation Graph (0, 0)][DBLP]
    HPCN Europe, 1999, pp:1308-1312 [Conf]
  5. Alexander Tiountchik, Elena Trichina
    FPGA Implementation of Modular Exponentiation. [Citation Graph (0, 0)][DBLP]
    IPPS/SPDP Workshops, 1999, pp:712-715 [Conf]
  6. Nickolai A. Likhoded, Alexander Tiountchik
    Systematic Design of 3-Dimensional Fixed-Size Array Processors. [Citation Graph (0, 0)][DBLP]
    PaCT, 1997, pp:60-69 [Conf]
  7. Alexander Tiountchik
    Systolic Modular Exponentiation. [Citation Graph (0, 0)][DBLP]
    PaCT, 1997, pp:404-405 [Conf]

  8. Generalized Approach to the Design of VLSI Array Processors. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002