The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Elena Trichina: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Alexander Tiountchik, Elena Trichina
    RSA Acceleration with Field Programmable Gate Arrays. [Citation Graph (0, 0)][DBLP]
    ACISP, 1999, pp:164-176 [Conf]
  2. Elena Trichina, Tymur Korkishko, Kyung-Hee Lee
    Small Size, Low Power, Side Channel-Immune AES Coprocessor: Design and Synthesis Results. [Citation Graph (0, 0)][DBLP]
    AES Conference, 2004, pp:113-127 [Conf]
  3. Elena Trichina, Antonio Bellezza
    Implementation of Elliptic Curve Cryptography with Built-In Counter Measures against Side Channel Attacks. [Citation Graph (0, 0)][DBLP]
    CHES, 2002, pp:98-113 [Conf]
  4. Elena Trichina, Domenico De Seta, Lucia Germani
    Simplified Adaptive Multiplicative Masking for AES. [Citation Graph (0, 0)][DBLP]
    CHES, 2002, pp:187-197 [Conf]
  5. Alexander Tiountchik, Elena Trichina
    Modular Exponentiation on Fine-Grained FPGA. [Citation Graph (0, 0)][DBLP]
    CT-RSA, 2001, pp:223-234 [Conf]
  6. Elena Trichina, Alexander Tiountchik
    Scalable Algorithm for Montgomery Multiplication and Its Implementation on the Coarse-Grain Reconfigurable Chip. [Citation Graph (0, 0)][DBLP]
    CT-RSA, 2001, pp:235-249 [Conf]
  7. Elena Trichina
    Derivation of Explicitly Parallel Code from Declarative Program by Transformations. [Citation Graph (0, 0)][DBLP]
    Ershov Memorial Conference, 1996, pp:178-190 [Conf]
  8. Elena Trichina
    Compositional Style of Programming FPGAs. [Citation Graph (0, 0)][DBLP]
    Ershov Memorial Conference, 1999, pp:257-264 [Conf]
  9. Elena Trichina, Tymur Korkishko
    Secure AES Hardware Module for Resource Constrained Devices. [Citation Graph (0, 0)][DBLP]
    ESAS, 2004, pp:215-230 [Conf]
  10. Elena Trichina, Juha Oinonen
    Visualization of Data Dependency Analysis in Parallel Program Design. [Citation Graph (0, 0)][DBLP]
    Euro-PDS, 1997, pp:87-92 [Conf]
  11. Elena Trichina, Juha Oinonen
    Visualization of Configuration Description in Parallel Programming Environment. [Citation Graph (0, 0)][DBLP]
    HPCN Europe, 1996, pp:1023-1024 [Conf]
  12. Konstantin Hyppönen, David Naccache, Elena Trichina, Alexei Tchoulkine
    Trading-Off Type-Inference Memory Complexity against Communication. [Citation Graph (0, 0)][DBLP]
    ICICS, 2003, pp:60-71 [Conf]
  13. David Naccache, Alexei Tchoulkine, Christophe Tymen, Elena Trichina
    Reducing the Memory Complexity of Type-Inference Algorithms. [Citation Graph (0, 0)][DBLP]
    ICICS, 2002, pp:109-121 [Conf]
  14. Nils Maltesson, David Naccache, Elena Trichina, Christophe Tymen
    Applet Verification Strategiesfor RAM-Constrained Devices. [Citation Graph (0, 0)][DBLP]
    ICISC, 2002, pp:118-137 [Conf]
  15. Alexander Tiountchik, Elena Trichina
    FPGA Implementation of Modular Exponentiation. [Citation Graph (0, 0)][DBLP]
    IPPS/SPDP Workshops, 1999, pp:712-715 [Conf]
  16. Elena Trichina, Juha Oinonen
    3D Visual Tool Supporting Derivation of Parallel Programs for MIMD Systems. [Citation Graph (0, 0)][DBLP]
    PaCT, 1997, pp:268-282 [Conf]
  17. Elena Trichina
    An Application of Equational Programming with Streams to the Development of Efficient Programs for MIMD Computers. [Citation Graph (0, 0)][DBLP]
    PARCO, 1993, pp:659-664 [Conf]
  18. Elena Trichina
    3D Visual Tool supporting Derivation of Distributed-Memory Massively Parallel Programs by Stepwise Transformations. [Citation Graph (0, 0)][DBLP]
    PARCO, 1997, pp:625-632 [Conf]
  19. Elena Trichina, Lesya Korkishko
    Secure and Efficient AES Software Implementation for Smart Cards. [Citation Graph (0, 0)][DBLP]
    WISA, 2004, pp:425-439 [Conf]
  20. Elena Trichina, Marco Bucci, Domenico De Seta, Raimondo Luzzi
    Supplemental Cryptographic Hardware for Smart Cards. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2001, v:21, n:6, pp:26-35 [Journal]

  21. Securing Flash Technology. [Citation Graph (, )][DBLP]


  22. Blinded Fault Resistant Exponentiation Revisited. [Citation Graph (, )][DBLP]


  23. Interactive animation for visualisation of mapping of parallel programs into parallel processors. [Citation Graph (, )][DBLP]


  24. Development of Occam Programs by Stepwise Transformation of Affine Recurrence Equations. [Citation Graph (, )][DBLP]


  25. Structural example-based adaptive tutoring system (poster session) (SEATS). [Citation Graph (, )][DBLP]


  26. Didactic instructional tool for topics in computer science. [Citation Graph (, )][DBLP]


  27. Open learning environment and instruction system (OLEIS). [Citation Graph (, )][DBLP]


  28. Pseudonymous Mobile Identity Architecture Based on Government-Supported PKI. [Citation Graph (, )][DBLP]


  29. Combining Biometric Authentication with Privacy-Enhancing Technologies. [Citation Graph (, )][DBLP]


  30. Hardware Security Features for Secure Embedded Devices. [Citation Graph (, )][DBLP]


  31. Transforming Mobile Platform with KI-SIM Card into an Open Mobile Identity Tool. [Citation Graph (, )][DBLP]


  32. Securing Flash Technology: How Does It Look From Inside? [Citation Graph (, )][DBLP]


  33. Utilizing national public-key infrastructure in mobile payment systems. [Citation Graph (, )][DBLP]


Search in 0.496secs, Finished in 0.497secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002