|
Search the dblp DataBase
Gary Lauterbach:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Gary Lauterbach
Accelerating Architectural Simulation by Parallel Execution of Trace Samples. [Citation Graph (0, 0)][DBLP] HICSS (1), 1994, pp:205-210 [Conf]
- Robert J. Drost, Craig Forrest, Bruce Guenin, Ron Ho, Ashok V. Krishnamoorthy, Danny Cohen, John E. Cunningham, Bernard Tourancheau, Arthur Zingher, Alex Chow, Gary Lauterbach, Ivan E. Sutherland
Challenges in Building a Flat-Bandwidth Memory Hierarchy for a Large-Scale Computer with Proximity Communication. [Citation Graph (0, 0)][DBLP] Hot Interconnects, 2005, pp:13-22 [Conf]
- William L. Lynch, Gary Lauterbach, Joseph I. Chamdani
Low Load Latency Through Sum-Addressed Memory (SAM). [Citation Graph (0, 0)][DBLP] ISCA, 1998, pp:369-379 [Conf]
- Ilya Sharapov, Gary Lauterbach, Stephen P. Crago
Robust Highly-Connected Direct Interconnection Network Topologies. [Citation Graph (0, 0)][DBLP] PDPTA, 2003, pp:995-1000 [Conf]
- Gary Lauterbach
Vying for the Lead in High-Performance Processors (Interview). [Citation Graph (0, 0)][DBLP] IEEE Computer, 1999, v:32, n:6, pp:38-41 [Journal]
Search in 0.003secs, Finished in 0.003secs
|