The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Stuart Fiske: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Stuart Fiske, William J. Dally
    Thread Prioritization: A Thread Scheduling Mechanism for Multiple-Context Parallel Processors. [Citation Graph (0, 0)][DBLP]
    HPCA, 1995, pp:210-221 [Conf]
  2. William J. Dally, Andrew A. Chien, Stuart Fiske, Greg Fyler, Waldemar Horwat, John S. Keen, Richard A. Lethin, Michael D. Noakes, Peter R. Nuth, D. Scott Wills
    The Message Driven Processor: An Integrated Multicomputer Processing Element. [Citation Graph (0, 0)][DBLP]
    ICCD, 1992, pp:416-419 [Conf]
  3. William J. Dally, Andrew A. Chien, Stuart Fiske, Waldemar Horwat, John S. Keen, Michael Larivee, Richard A. Lethin, Peter R. Nuth, D. Scott Wills
    The J-Machine: A Fine-Gain Concurrent Computer. [Citation Graph (0, 0)][DBLP]
    IFIP Congress, 1989, pp:1147-1153 [Conf]
  4. William J. Dally, Andrew A. Chien, Stuart Fiske, Waldemar Horwat, Richard A. Lethin, Michael D. Noakes, Peter R. Nuth, Ellen Spertus, Deborah A. Wallach, D. Scott Wills, Andrew Chang, John S. Keen
    Retrospective: the J-machine. [Citation Graph (0, 0)][DBLP]
    25 Years ISCA: Retrospectives and Reprints, 1998, pp:54-58 [Conf]
  5. Stuart Fiske, William J. Dally
    The Reconfigurable Arithmetic Processor. [Citation Graph (0, 0)][DBLP]
    ISCA, 1988, pp:30-36 [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002