|
Search the dblp DataBase
Ed Grochowski:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Ed Grochowski, David Ayers, Vivek Tiwari
Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation. [Citation Graph (0, 0)][DBLP] HPCA, 2002, pp:7-16 [Conf]
- Perry H. Wang, Hong Wang, Jamison D. Collins, Ed Grochowski, Ralph-Michael Kling, John Paul Shen
Memory Latency-Tolerance Approaches for Itanium Processors: Out-of-Order Execution vs. Speculative Precomputation. [Citation Graph (0, 0)][DBLP] HPCA, 2002, pp:187-196 [Conf]
- Ed Grochowski, Ronny Ronen, John Paul Shen, Hong Wang
Best of Both Latency and Throughput. [Citation Graph (0, 0)][DBLP] ICCD, 2004, pp:236-243 [Conf]
- Murali Annavaram, Ed Grochowski, John Paul Shen
Mitigating Amdahl's Law through EPI Throttling. [Citation Graph (0, 0)][DBLP] ISCA, 2005, pp:298-309 [Conf]
- Ed Grochowski, David Ayers, Vivek Tiwari
Microarchitectural dI/dt Control. [Citation Graph (0, 0)][DBLP] IEEE Design & Test of Computers, 2003, v:20, n:3, pp:40-47 [Journal]
Implications of Device Timing Variability on Full Chip Timing. [Citation Graph (, )][DBLP]
Implications of device timing variability on full chip timing. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.002secs
|