The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ed Grochowski: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ed Grochowski, David Ayers, Vivek Tiwari
    Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation. [Citation Graph (0, 0)][DBLP]
    HPCA, 2002, pp:7-16 [Conf]
  2. Perry H. Wang, Hong Wang, Jamison D. Collins, Ed Grochowski, Ralph-Michael Kling, John Paul Shen
    Memory Latency-Tolerance Approaches for Itanium Processors: Out-of-Order Execution vs. Speculative Precomputation. [Citation Graph (0, 0)][DBLP]
    HPCA, 2002, pp:187-196 [Conf]
  3. Ed Grochowski, Ronny Ronen, John Paul Shen, Hong Wang
    Best of Both Latency and Throughput. [Citation Graph (0, 0)][DBLP]
    ICCD, 2004, pp:236-243 [Conf]
  4. Murali Annavaram, Ed Grochowski, John Paul Shen
    Mitigating Amdahl's Law through EPI Throttling. [Citation Graph (0, 0)][DBLP]
    ISCA, 2005, pp:298-309 [Conf]
  5. Ed Grochowski, David Ayers, Vivek Tiwari
    Microarchitectural dI/dt Control. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2003, v:20, n:3, pp:40-47 [Journal]

  6. Implications of Device Timing Variability on Full Chip Timing. [Citation Graph (, )][DBLP]


  7. Implications of device timing variability on full chip timing. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002