|
Search the dblp DataBase
Nevin Kirman:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Nevin Kirman, Meyrem Kirman, Mainak Chaudhuri, José F. Martínez
Checkpointed Early Load Retirement. [Citation Graph (0, 0)][DBLP] HPCA, 2005, pp:16-27 [Conf]
- Meyrem Kirman, Nevin Kirman, José F. Martínez
Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors. [Citation Graph (0, 0)][DBLP] MICRO, 2005, pp:245-256 [Conf]
- Nevin Kirman, Meyrem Kirman, Rajeev K. Dokania, José F. Martínez, Alyssa B. Apsel, Matthew A. Watkins, David H. Albonesi
Leveraging Optical Technology in Future Bus-based Chip Multiprocessors. [Citation Graph (0, 0)][DBLP] MICRO, 2006, pp:492-503 [Conf]
- Engin Ipek, Meyrem Kirman, Nevin Kirman, José F. Martínez
A Reconfigurable Chip Multiprocessor Architecture to Accommodate Software Diversity. [Citation Graph (0, 0)][DBLP] IPDPS, 2007, pp:1-6 [Conf]
- Engin Ipek, Meyrem Kirman, Nevin Kirman, José F. Martínez
Core fusion: accommodating software diversity in chip multiprocessors. [Citation Graph (0, 0)][DBLP] ISCA, 2007, pp:186-197 [Conf]
- Nevin Kirman, Meyrem Kirman, Rajeev K. Dokania, José F. Martínez, Alyssa B. Apsel, Matthew A. Watkins, David H. Albonesi
On-Chip Optical Technology in Future Bus-Based Multicore Designs. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2007, v:27, n:1, pp:56-66 [Journal]
A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing. [Citation Graph (, )][DBLP]
Scavenger: A New Last Level Cache Architecture with Global Block Priority. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|