The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Xiaogang Qiu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Xiaogang Qiu, Michel Dubois
    Towards Virtually-Addressed Memory Hierarchies. [Citation Graph (0, 0)][DBLP]
    HPCA, 2001, pp:51-62 [Conf]
  2. Xiaogang Qiu, Michel Dubois
    Options for Dynamic Address Translation in COMAs. [Citation Graph (0, 0)][DBLP]
    ISCA, 1998, pp:214-225 [Conf]
  3. Xiaogang Qiu, Michel Dubois
    Tolerating Late Memory Traps in ILP Processors. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:76-87 [Conf]
  4. Xiaogang Qiu, Michel Dubois
    Tolerating Late Memory Traps in Dynamically Scheduled Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2004, v:53, n:6, pp:732-743 [Journal]
  5. Xiaogang Qiu, Michel Dubois
    Moving Address Translation Closer to Memory in Distributed Shared-Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Parallel Distrib. Syst., 2005, v:16, n:7, pp:612-623 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002