Search the dblp DataBase

Publications of Author

1. Jonathan Babb, Matthew Frank, Victor Lee, Elliot Waingold, Rajeev Barua, Michael Taylor, Jang Kim, Devabhaktuni Srikrishna, Anant Agarwal
   The RAW benchmark suite: computation structures for general purpose computing. [Citation Graph (0, 0)][DBLP]
   FCCM, 1997, pp:134-144 [Conf]
   
2. Michael Bedford Taylor, Walter Lee, Saman P. Amarasinghe, Anant Agarwal
   Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architecture. [Citation Graph (0, 0)][DBLP]
   HPCA, 2003, pp:341-353 [Conf]
   
3. Michael Bedford Taylor, Walter Lee, Jason E. Miller, David Wentzlaff, Ian Bratt, Ben Greenwald, Henry Hoffmann, Paul Johnson, Jason Sungtae Kim, James Psota, Arvind Saraf, Nathan Shnidman, Volker Strumpen, Matthew Frank, Saman P. Amarasinghe, Anant Agarwal
   Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams. [Citation Graph (0, 0)][DBLP]
   ISCA, 2004, pp:2-13 [Conf]
   
4. Jason Sungtae Kim, Michael Bedford Taylor, Jason E. Miller, David Wentzlaff
   Energy characterization of a tiled architecture processor with on-chip networks. [Citation Graph (0, 0)][DBLP]
   ISLPED, 2003, pp:424-427 [Conf]
   
5. Elliot Waingold, Michael Taylor, Devabhaktuni Srikrishna, Vivek Sarkar, Walter Lee, Victor Lee, Jang Kim, Matthew Frank, Peter Finch, Rajeev Barua, Jonathan Babb, Saman P. Amarasinghe, Anant Agarwal
   Baring It All to Software: Raw Machines. [Citation Graph (0, 0)][DBLP]
   IEEE Computer, 1997, v:30, n:9, pp:86-93 [Journal]
   
6. Michael Bedford Taylor, Jason Sungtae Kim, Jason E. Miller, David Wentzlaff, Fae Ghodrat, Ben Greenwald, Henry Hoffmann, Paul Johnson, Jae-Wook Lee, Walter Lee, Albert Ma, Arvind Saraf, Mark Seneski, Nathan Shnidman, Volker Strumpen, Matthew Frank, Saman P. Amarasinghe, Anant Agarwal
   The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs. [Citation Graph (0, 0)][DBLP]
   IEEE Micro, 2002, v:22, n:2, pp:25-35 [Journal]
   
7. Michael Bedford Taylor, Walter Lee, Saman P. Amarasinghe, Anant Agarwal
   Scalar Operand Networks. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. Parallel Distrib. Syst., 2005, v:16, n:2, pp:145-162 [Journal]
   
8. 
   Conservation cores: reducing the energy of mature computations. [Citation Graph (, )][DBLP]
   
   
9. 
   FPGA global routing architecture optimization using a multicommodity flow approach. [Citation Graph (, )][DBLP]
   
   
10. 
    SD-VBS: The San Diego Vision Benchmark Suite. [Citation Graph (, )][DBLP]