The SCEAS System
Navigation Menu

Search the dblp DataBase


Manish Garg: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Andrei Terechko, Erwan Le Thenaff, Manish Garg, Jos T. J. van Eijndhoven, Henk Corporaal
    Inter-Cluster Communication Models for Clustered VLIW Processors. [Citation Graph (0, 0)][DBLP]
    HPCA, 2003, pp:354-364 [Conf]
  2. Manish Garg, Laurent Le Cam, Matthieu Gonzalez
    Lithography Driven Layout Design. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2005, pp:439-444 [Conf]
  3. Andrei Terechko, Manish Garg, Henk Corporaal
    Evaluation of Speed and Area of Clustered VLIW Processors. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2005, pp:557-563 [Conf]

  4. Litho-driven layouts for reducing performance variability. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002