The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Matthias Wesseling: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Sergey Kolevatov, Matthias Wesseling, Axel Hunger
    Generated Implementation of a WLAN Protocol Stack. [Citation Graph (0, 0)][DBLP]
    HPCC, 2006, pp:601-610 [Conf]
  2. Matthias Wesseling, Ulrich Ramacher, Karl Goser
    Evaluation and Comparison of Selected WSI Reconfiguration Architectures in Terms of Yield and Yield per Area. [Citation Graph (0, 0)][DBLP]
    Fehlertolerierende Rechensysteme, 1989, pp:74-84 [Conf]
  3. Ulrich Ramacher, Wolfgang Raab, J. A. Ulrich Hachmann, Jörg Beichter, Nico Brüls, Matthias Wesseling, Elisabeth Sicheneder, Joachim Gläß, Andreas Wurz, Reinhard Männer
    SYNAPSE-1: a high-speed general purpose parallel neurocomputer system. [Citation Graph (0, 0)][DBLP]
    IPPS, 1995, pp:774-781 [Conf]
  4. Ulrich Ramacher, Wolfgang Raab, Joachim K. Anlauf, J. A. Ulrich Hachmann, Jörg Beichter, Nico Brüls, Matthias Wesseling, Elisabeth Sicheneder, Reinhard Männer, Joachim Gläß, Andreas Wurz
    Multiprocessor And Memory Architecture Of The Neurocomputer Synapse-1. [Citation Graph (0, 0)][DBLP]
    Int. J. Neural Syst., 1993, v:4, n:4, pp:333-336 [Journal]

  5. Generated Implementation of a Wlan Protocol Stack. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002