The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jung-Wook Park: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Gi-Ho Park, Sung Woo Chung, Han-Jong Kim, Jung-Bin Im, Jung-Wook Park, Shin-Dug Kim, Sung-Bae Park
    Practice and Experience of an Embedded Processor Core Modeling. [Citation Graph (0, 0)][DBLP]
    HPCC, 2006, pp:621-630 [Conf]
  2. Jung-Wook Park, Gi-Ho Park, Sung-Bae Park, Shin-Dug Kim
    Power-Aware Deterministic Block Allocation for Low-Power Way-Selective Cache Structure. [Citation Graph (0, 0)][DBLP]
    ICCD, 2004, pp:42-47 [Conf]
  3. Jung-Wook Park, Ian A. Hiskens
    Damping improvement through tuning controller limits of a series FACTS device. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2005, pp:5298-5301 [Conf]
  4. Jung-Wook Park, Cheong-Ghil Kim, Jung-Hoon Lee, Shin-Dug Kim
    An energy efficient cache memory architecture for embedded systems. [Citation Graph (0, 0)][DBLP]
    SAC, 2004, pp:884-890 [Conf]
  5. Jung-Wook Park, Ronald G. Harley, Ganesh K. Venayagamoorthy
    New internal optimal neurocontrol for a series FACTS device in a power transmission line. [Citation Graph (0, 0)][DBLP]
    Neural Networks, 2003, v:16, n:5-6, pp:881-890 [Journal]
  6. Sung Woo Chung, Gi-Ho Park, Hyo-Joong Suh, Han-Jong Kim, Jung-Bin Im, Jung-Wook Park, Sung-Bae Park
    Sim-ARM1136: A case study on the accuracy of the cycle-accurate simulator. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:3, pp:137-144 [Journal]
  7. Jung-Wook Park, Gi-Ho Park, Sung-Bae Park, Shin-Dug Kim
    A deterministic way-prediction scheme using power-aware replacement policy. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:4, pp:209-215 [Journal]
  8. Jung-Min Park, Jung-Wook Park, Cheong-Ghil Kim, Gi-Ho Park, Shin-Dug Kim
    An efficient scheme for parallelizing fast search algorithm on SIMD architecture in H.264/AVC. [Citation Graph (0, 0)][DBLP]
    ISCA PDCS, 2007, pp:169-174 [Conf]

  9. A Multi-Block Interleaving Structure for NAND Flash Memory Storage. [Citation Graph (, )][DBLP]


  10. Parameter Optimization of PSS Based on Estimated Hessian Matrix from Trajectory Sensitivities. [Citation Graph (, )][DBLP]


  11. A parallel motion estimation engine for H.264 encoding using the UMHexagonS algorithm. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002