|
Search the dblp DataBase
Richard W. Vuduc:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Richard W. Vuduc, Hyun-Jin Moon
Fast Sparse Matrix-Vector Multiplication by Exploiting Variable Block Structure. [Citation Graph (0, 0)][DBLP] HPCC, 2005, pp:807-816 [Conf]
- Daniel J. Quinlan, Shmuel Ur, Richard W. Vuduc
An Extensible Open-Source Compiler Infrastructure for Testing. [Citation Graph (0, 0)][DBLP] Haifa Verification Conference, 2005, pp:116-133 [Conf]
- Benjamin C. Lee, Richard W. Vuduc, James Demmel, Katherine A. Yelick
Performance Models for Evaluation and Automatic Tuning of Symmetric Sparse Matrix-Vector Multiply. [Citation Graph (0, 0)][DBLP] ICPP, 2004, pp:169-176 [Conf]
- Daniel J. Quinlan, Markus Schordan, Richard W. Vuduc, Qing Yi
Annotating user-defined abstractions for optimization. [Citation Graph (0, 0)][DBLP] IPDPS, 2006, pp:- [Conf]
- Thomas Panas, Thomas Epperly, Daniel J. Quinlan, Andreas Sæbjørnsen, Richard W. Vuduc
Communicating Software Architecture using a Unified Single-View Visualization. [Citation Graph (0, 0)][DBLP] ICECCS, 2007, pp:217-228 [Conf]
- Qing Yi, Keith Seymour, Haihang You, Richard W. Vuduc, Daniel J. Quinlan
POET: Parameterized Optimizations for Empirical Tuning. [Citation Graph (0, 0)][DBLP] IPDPS, 2007, pp:1-8 [Conf]
- Rajesh Nishtala, Richard W. Vuduc, James Demmel, Katherine A. Yelick
When cache blocking of sparse matrix vector multiply works and why. [Citation Graph (0, 0)][DBLP] Appl. Algebra Eng. Commun. Comput., 2007, v:18, n:3, pp:297-311 [Journal]
- Rajesh Nishtala, Richard W. Vuduc, James Demmel, Katherine A. Yelick
When cache blocking of sparse matrix vector multiply works and why. [Citation Graph (0, 0)][DBLP] Appl. Algebra Eng. Commun. Comput., 2007, v:18, n:3, pp:297-311 [Journal]
Direct N-body Kernels for Multicore Platforms. [Citation Graph (, )][DBLP]
Tuned and wildly asynchronous stencil kernels for hybrid CPU/GPU systems. [Citation Graph (, )][DBLP]
Falcon: fault localization in concurrent programs. [Citation Graph (, )][DBLP]
Understanding the design trade-offs among current multicore systems for numerical computations. [Citation Graph (, )][DBLP]
Techniques for specifying bug patterns. [Citation Graph (, )][DBLP]
Improving distributed memory applications testing by message perturbation. [Citation Graph (, )][DBLP]
Effective Source-to-Source Outlining to Support Whole Program Empirical Optimization. [Citation Graph (, )][DBLP]
Model-driven autotuning of sparse matrix-vector multiply on GPUs. [Citation Graph (, )][DBLP]
Applying the concurrent collections programming model to asynchronous parallel dense linear algebra. [Citation Graph (, )][DBLP]
Optimization of sparse matrix-vector multiplication on emerging multicore platforms. [Citation Graph (, )][DBLP]
A massively parallel adaptive fast-multipole method on heterogeneous architectures. [Citation Graph (, )][DBLP]
Search in 0.006secs, Finished in 0.007secs
|