The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Gian Marco Bo: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Daniela Baratta, Gian Marco Bo, Daniele D. Caviglia, Maurizio Valle, Giovanni Canepa, Riccardo Parenti, Carla Penno
    A Hardware Implementation of Hierarchical Neural Networks for Real-Time Quality Contol Systems in Industrial Applications. [Citation Graph (0, 0)][DBLP]
    ICANN, 1997, pp:1229-1234 [Conf]
  2. Giacomo M. Bisio, Gian Marco Bo, M. Confalone, Luigi Raffo, Silvio P. Sabatini, M. P. Zizola
    An Analog VLSI Computational Engine for Early Vision Tasks. [Citation Graph (0, 0)][DBLP]
    ICANN, 1997, pp:1175-1180 [Conf]
  3. Francesco Diotalevi, Gian Marco Bo, Daniele D. Caviglia, Maurizio Valle
    Evaluation and Validation of Local and Adaptive Weight Perturbation Learning Algorithms for Optical Characters Recognition Applications. [Citation Graph (0, 0)][DBLP]
    IIA/SOCO, 1999, pp:- [Conf]
  4. Francesco Diotalevi, Maurizio Valle, Gian Marco Bo, Daniele D. Caviglia
    A VLSI Architecture for Weight Perturbation on Chip Learning Implementation. [Citation Graph (0, 0)][DBLP]
    IJCNN (4), 2000, pp:219-226 [Conf]
  5. Gian Marco Bo, Daniele D. Caviglia, Maurizio Valle
    An On-Chip Learning Neural Network. [Citation Graph (0, 0)][DBLP]
    IJCNN (4), 2000, pp:66-74 [Conf]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002