The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Heinrich Klar: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Axel Jahnke, Tim Schönauer, Ulrich Roth, K. Mohraz, Heinrich Klar
    Simulation of Spiking Neural Networks on Different Hardware Platforms. [Citation Graph (0, 0)][DBLP]
    ICANN, 1997, pp:1187-1192 [Conf]
  2. Ulrich Roth, Axel Jahnke, Heinrich Klar
    On-Line Hebbian Learning for Spiking Neurons: Architecture of the Weight-Unit of NESPINN. [Citation Graph (0, 0)][DBLP]
    ICANN, 1997, pp:1217-1222 [Conf]
  3. Chang-Han Yi, Robert Schlabbach, Holger Kroth, Heinrich Klar
    An Improved Multiplexed Resistive Network for Analog Image Preprocessing. [Citation Graph (0, 0)][DBLP]
    ICANN, 1997, pp:1169-1174 [Conf]
  4. O. Salomon, Heinrich Klar
    Self-Timed Fully Pipelined Multipliers. [Citation Graph (0, 0)][DBLP]
    Asynchronous Design Methodologies, 1993, pp:45-55 [Conf]
  5. Tim Schönauer, S. Atasoy, N. Mehrtash, Heinrich Klar
    Simulation of a Digital Neuro-Chip for Spiking Neural Networks. [Citation Graph (0, 0)][DBLP]
    IJCNN (4), 2000, pp:490-498 [Conf]
  6. Ulrich Roth, Axel Jahnke, Heinrich Klar
    Hardware Requirements for Spike-Processing Neural Networks. [Citation Graph (0, 0)][DBLP]
    IWANN, 1995, pp:720-727 [Conf]
  7. Ulrich Roth, Marc Walker, Arne Hilmann, Heinrich Klar
    Dynamic Path Planning with Spiking Neural Networks. [Citation Graph (0, 0)][DBLP]
    IWANN, 1997, pp:1355-1363 [Conf]
  8. Chang-Han Yi, Robert Schlabbach, Holger Kroth, Heinrich Klar
    A New Bio-inspired Algorithm for Early Vision Edge Detection and Image Segmentation. [Citation Graph (0, 0)][DBLP]
    IWANN, 1997, pp:1107-1114 [Conf]
  9. Yi Yin, Heinrich Klar, Peter Wennekers
    A novel broadband cascade sigma-delta analog-to-digital converter. [Citation Graph (0, 0)][DBLP]
    Circuits, Signals, and Systems, 2004, pp:471-476 [Conf]
  10. Jörg Beichter, Nico Brüls, Elisabeth Sicheneder, Ulrich Ramacher, Heinrich Klar
    Design of a general-purpose neural signal processor. [Citation Graph (0, 0)][DBLP]
    Neurocomputing, 1993, v:5, n:1, pp:17-23 [Journal]
  11. Martin Schæfer, Tim Schönauer, Carsten Wolff, Georg Hartmann, Heinrich Klar, Ulrich Rückert
    Simulation of spiking neural networks -- architectures and implementations. [Citation Graph (0, 0)][DBLP]
    Neurocomputing, 2002, v:48, n:1-4, pp:647-679 [Journal]
  12. N. Mehrtash, D. Jung, Heinrich Klar
    Image preprocessing with dynamic synapses. [Citation Graph (0, 0)][DBLP]
    Neural Computing and Applications, 2003, v:12, n:1, pp:33-41 [Journal]

  13. A cascade 3-1-1 multibit /spl Sigma//spl Delta/ A/D modulator with reduced sensitivity to non-idealities. [Citation Graph (, )][DBLP]


Search in 0.157secs, Finished in 0.158secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002