Search the dblp DataBase
Taikyeong T. Jeong :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Taikyeong Jeong , Jaemyoung Lee Design and Verification for Hierarchical Power Efficiency System (HPES) Design Techniques Using Low Power CMOS Digital Logic. [Citation Graph (0, 0)][DBLP ] International Conference on Computational Science (1), 2006, pp:761-768 [Conf ] Taikyeong T. Jeong , Young Seok Song Thermal Characteristics and Measurement of Nanoscale Materials. [Citation Graph (0, 0)][DBLP ] International Conference on Computational Science (3), 2006, pp:105-112 [Conf ] Jaemyoung Lee , Michael F. Becker , Taikyeong T. Jeong Physical Modeling of Laser-Induced Breakdown of Glass. [Citation Graph (0, 0)][DBLP ] International Conference on Computational Science (1), 2006, pp:443-448 [Conf ] Young Seok Song , Taikyeong T. Jeong Computational Analysis and Simulation of Vacuum Infusion Molding Process. [Citation Graph (0, 0)][DBLP ] International Conference on Computational Science (3), 2006, pp:113-119 [Conf ] Taikyeong T. Jeong , Anthony P. Ambler Design Trade-Offs and Power Reduction Techniques for High Performance Circuits and System. [Citation Graph (0, 0)][DBLP ] ICCSA (5), 2006, pp:531-536 [Conf ] Sang-Hyun Oh , Jin-Suk Kang , Yung-Cheol Byun , Taikyeong T. Jeong , Won-Suk Lee Anomaly Intrusion Detection Based on Clustering a Data Stream. [Citation Graph (0, 0)][DBLP ] ISC, 2006, pp:415-426 [Conf ] Jin-Suk Kang , Taikyeong T. Jeong , Sang-Hyun Oh , Mee Young Sung Image Streaming and Recognition for Vehicle Location Tracking Using Mobile Devices. [Citation Graph (0, 0)][DBLP ] GPC, 2007, pp:730-737 [Conf ] In-Hye Shin , Gyung-Leen Park , Junghoon Lee , Jun Hwang , Taikyeong T. Jeong Performance Evaluation of the Route Optimization Scheme in Mobile IPv6. [Citation Graph (0, 0)][DBLP ] International Conference on Computational Science (4), 2007, pp:586-589 [Conf ] Mobile Mapping Service Using Scalable Vector Graphics on the Human Geographic. [Citation Graph (, )][DBLP ] A HW/SW Co-design Methodology: An Accurate Power Efficiency Model and Design Metrics for Embedded System. [Citation Graph (, )][DBLP ] Search in 0.006secs, Finished in 0.006secs