|
Search the dblp DataBase
Jarrod A. Roy:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Saurabh N. Adya, S. Chaturvedi, Jarrod A. Roy, David A. Papa, Igor L. Markov
Unification of partitioning, placement and floorplanning. [Citation Graph (0, 0)][DBLP] ICCAD, 2004, pp:550-557 [Conf]
- Jarrod A. Roy, James F. Lu, Igor L. Markov
Seeing the forest and the trees: Steiner wirelength optimization in placemen. [Citation Graph (0, 0)][DBLP] ISPD, 2006, pp:78-85 [Conf]
- Jarrod A. Roy, David A. Papa, Saurabh N. Adya, Hayward H. Chan, Aaron N. Ng, James F. Lu, Igor L. Markov
Capo: robust and scalable open-source min-cut floorplacer. [Citation Graph (0, 0)][DBLP] ISPD, 2005, pp:224-226 [Conf]
- Jarrod A. Roy, David A. Papa, Aaron N. Ng, Igor L. Markov
Satisfying whitespace requirements in top-down placement. [Citation Graph (0, 0)][DBLP] ISPD, 2006, pp:206-208 [Conf]
- DoRon B. Motter, Jarrod A. Roy, Igor L. Markov
Resolution cannot polynomially simulate compressed-BFS. [Citation Graph (0, 0)][DBLP] Ann. Math. Artif. Intell., 2005, v:44, n:1-2, pp:121-156 [Journal]
- Jarrod A. Roy, Saurabh N. Adya, David A. Papa, Igor L. Markov
Min-cut floorplacement. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:7, pp:1313-1326 [Journal]
ECO-system: Embracing the Change in Placement. [Citation Graph (, )][DBLP]
Protecting bus-based hardware IP by secret sharing. [Citation Graph (, )][DBLP]
EPIC: Ending Piracy of Integrated Circuits. [Citation Graph (, )][DBLP]
High-performance routing at the nanometer scale. [Citation Graph (, )][DBLP]
CRISP: Congestion reduction by iterated spreading during placement. [Citation Graph (, )][DBLP]
The coming of age of (academic) global routing. [Citation Graph (, )][DBLP]
What makes a design difficult to route. [Citation Graph (, )][DBLP]
ITOP: integrating timing optimization within placement. [Citation Graph (, )][DBLP]
Completing high-quality global routes. [Citation Graph (, )][DBLP]
Sidewinder: a scalable ILP-based router. [Citation Graph (, )][DBLP]
Circuit CAD Tools as a Security Threat. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|