The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Filip Van Aelten: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Filip Van Aelten, Jonathan Allen, Srinivas Devadas
    Verification of Relations Between Synchronous Machines. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1991, pp:380-383 [Conf]
  2. Filip Van Aelten, Stan Y. Liao, Jonathan Allen, Srinivas Devadas
    Automatic generation and verification of sufficient correctness properties for synchronous processors. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1992, pp:183-187 [Conf]
  3. Dong Hoon Van Uytsel, Filip Van Aelten, Dirk Van Compernolle
    A Structured Language Model Based on Context-Sensitive Probabilistic Left-Corner Parsing. [Citation Graph (0, 0)][DBLP]
    NAACL, 2001, pp:- [Conf]
  4. Filip Van Aelten, Jonathan Allen, Srinivas Devadas
    Verification of relations between synchronous machines. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:12, pp:1947-1959 [Journal]
  5. Filip Van Aelten, Jonathan Allen, Srinivas Devadas
    Event-based verification of synchronous, globally controlled, logic designs against signal flow graphs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:1, pp:122-134 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002