|
Search the dblp DataBase
William W. Walker:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Hongyu Chen, Chao-Yang Yeh, Gustavo R. Wilke, Subodh M. Reddy, Hoa-van Nguyen, William W. Walker, Rajeev Murgai
A sliding window scheme for accurate clock mesh analysis. [Citation Graph (0, 0)][DBLP] ICCAD, 2005, pp:939-946 [Conf]
- Nestoras Tzartzanis, William W. Walker
A Transparent Voltage Conversion Method and Its Application to a Dual-Supply-Voltage Register File. [Citation Graph (0, 0)][DBLP] ICCD, 2003, pp:107-0 [Conf]
- Makram M. Mansour, Amit Mehrotra, William W. Walker, Amit Narayan
Analysis techniques for obtaining the steady-state solution of MOS LC oscillators. [Citation Graph (0, 0)][DBLP] ISCAS (5), 2004, pp:512-515 [Conf]
- Xiao Yan Yu, Vojin G. Oklobdzija, William W. Walker
An efficient transistor optimizer for custom circuits. [Citation Graph (0, 0)][DBLP] ISCAS (5), 2003, pp:197-200 [Conf]
- Chao-Yang Yeh, Gustavo R. Wilke, Hongyu Chen, Subodh M. Reddy, Hoa-van Nguyen, Takashi Miyoshi, William W. Walker, Rajeev Murgai
Clock Distribution Architectures: A Comparative Study. [Citation Graph (0, 0)][DBLP] ISQED, 2006, pp:85-91 [Conf]
- Vineet Wason, Rajeev Murgai, William W. Walker
An Efficient Uncertainty- and Skew-aware Methodology for Clock Tree Synthesis and Analysis. [Citation Graph (0, 0)][DBLP] VLSI Design, 2007, pp:271-277 [Conf]
- H. Ando, Nestoras Tzartzanis, William W. Walker
A Case Study: Power and Performance Improvement of a Chip Multiprocessor for Transaction Processing. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2005, v:13, n:7, pp:865-868 [Journal]
Search in 0.001secs, Finished in 0.002secs
|