The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Pasquale Cocchini: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Pasquale Cocchini
    Concurrent flip-flop and repeater insertion for high performance integrated circuits. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2002, pp:268-273 [Conf]
  2. Pasquale Cocchini, Massoud Pedram, Gianluca Piccinini, Maurizio Zamboni
    Fanout optimization under a submicron transistor-level delay model. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1998, pp:551-556 [Conf]
  3. Prashant Saxena, Noel Menezes, Pasquale Cocchini, Desmond Kirkpatrick
    The scaling challenge: can correct-by-construction design help? [Citation Graph (0, 0)][DBLP]
    ISPD, 2003, pp:51-58 [Conf]
  4. Pasquale Cocchini
    A methodology for optimal repeater insertion in pipelined interconnects. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2003, v:22, n:12, pp:1613-1624 [Journal]
  5. Pasquale Cocchini, Massoud Pedram
    Fanout optimization using bipolar LT-trees. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2000, v:19, n:3, pp:339-349 [Journal]
  6. Prashant Saxena, Noel Menezes, Pasquale Cocchini, Desmond Kirkpatrick
    Repeater scaling and its impact on CAD. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2004, v:23, n:4, pp:451-463 [Journal]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002