Search the dblp DataBase

Publications of Author

1. Jia-Wei Fang, I-Jye Lin, Ping-Hung Yuh, Yao-Wen Chang, Jyh-Herng Wang
   A routing algorithm for flip-chip design. [Citation Graph (0, 0)][DBLP]
   ICCAD, 2005, pp:753-758 [Conf]
   
2. Jia-Wei Fang, Chin-Hsiung Hsu, Yao-Wen Chang
   An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design. [Citation Graph (0, 0)][DBLP]
   DAC, 2007, pp:606-611 [Conf]
   
3. 
   Flip-chip routing with unified area-I/O pad assignments for package-board co-design. [Citation Graph (, )][DBLP]
   
   
4. 
   ECO timing optimization using spare cells. [Citation Graph (, )][DBLP]
   
   
5. 
   Area-I/O flip-chip routing for chip-package co-design. [Citation Graph (, )][DBLP]
   
   
6. 
   Routing for chip-package-board co-design considering differential pairs. [Citation Graph (, )][DBLP]