The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

I-Jye Lin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jia-Wei Fang, I-Jye Lin, Ping-Hung Yuh, Yao-Wen Chang, Jyh-Herng Wang
    A routing algorithm for flip-chip design. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2005, pp:753-758 [Conf]
  2. I-Jye Lin, Tsui-Yee Ling, Yao-Wen Chang
    Statistical circuit optimization considering device andinterconnect process variations. [Citation Graph (0, 0)][DBLP]
    SLIP, 2007, pp:47-54 [Conf]

  3. An efficient algorithm for statistical circuit optimization using Lagrangian relaxation. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002