The SCEAS System
Navigation Menu

Search the dblp DataBase


Yosinatori Watanabe: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Joel Grodstein, Eric Lehman, Heather Harkness, Bill Grundmann, Yosinatori Watanabe
    A delay model for logic synthesis of continuously-sized networks. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1995, pp:458-462 [Conf]
  2. Eric Lehman, Yosinatori Watanabe, Joel Grodstein, Heather Harkness
    Logic decomposition during technology mapping. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:8, pp:813-834 [Journal]

Search in 0.001secs, Finished in 0.001secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002