The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Rahul Razdan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Joel Grodstein, Nick Rethman, Rahul Razdan, Gabriel P. Bischoff
    Automatic Detection of MOS Synchronizers for Timing Verification. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1991, pp:304-307 [Conf]
  2. Rahul Razdan, Gabriel P. Bischoff, Ernst G. Ulrich
    Exploitation of Periodicity in Logic Simulation of Synchronous Circuits. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1990, pp:62-65 [Conf]
  3. Gabriel P. Bischoff, Karl S. Brace, Samir Jain, Rahul Razdan
    Formal Implementation Verification of the Bus Interface Unit for the Alpha 21264 Microprocessor. [Citation Graph (0, 0)][DBLP]
    ICCD, 1997, pp:16-24 [Conf]
  4. Rahul Razdan, Karl S. Brace, Michael D. Smith
    PRISC Software Acceleration Techniques. [Citation Graph (0, 0)][DBLP]
    ICCD, 1994, pp:145-149 [Conf]
  5. Rahul Razdan, M. Anwaruddin, Predrag G. Kovijanic, R. Ganesh, H-C. Shih
    An Interactive Sequential Test Pattern Generation System. [Citation Graph (0, 0)][DBLP]
    ITC, 1989, pp:38-46 [Conf]
  6. Rahul Razdan, Michael D. Smith
    A high-performance microarchitecture with hardware-programmable functional units. [Citation Graph (0, 0)][DBLP]
    MICRO, 1994, pp:172-180 [Conf]
  7. Rahul Razdan, Apurva Kalia, Manu Lauria
    Verification of Systems-on-Chip Designs. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1999, pp:609- [Conf]
  8. Rahul Razdan, Gabriel P. Bischoff, Ernst G. Ulrich
    Clock suppression techniques for synchronous circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:10, pp:1547-1556 [Journal]
  9. Rahul Razdan, Andrzej J. Strojwas
    A Statistical Design Rule Developer. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1986, v:5, n:4, pp:508-520 [Journal]

  10. EDA in flux: should I stay or should I go? [Citation Graph (, )][DBLP]


  11. Future Directions in Reconfigurable Computing. [Citation Graph (, )][DBLP]


  12. Empirical results from the transformation of a large commercial technical computing environment. [Citation Graph (, )][DBLP]


Search in 0.020secs, Finished in 0.021secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002