The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Akio Hirata: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Akio Hirata, Hidetoshi Onodera, Keikichi Tamaru
    Proposal of a timing model for CMOS logic gates driving a CRC load. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1998, pp:537-544 [Conf]

Search in 0.012secs, Finished in 0.012secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002