The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yanbin Jiang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yanbin Jiang, Sachin S. Sapatnekar
    An integrated algorithm for combined placement and libraryless technology mapping. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1999, pp:102-106 [Conf]
  2. Juho Kim, Cyrus Bamji, Yanbin Jiang, Sachin S. Sapatnekar
    Concurrent transistor sizing and buffer insertion by considering cost-delay tradeoffs. [Citation Graph (0, 0)][DBLP]
    ISPD, 1997, pp:130-135 [Conf]
  3. Yanbin Jiang, Sachin S. Sapatnekar, Cyrus Bamji, Juho Kim
    Interleaving buffer insertion and transistor sizing into a single optimization. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1998, v:6, n:4, pp:625-633 [Journal]
  4. Yanbin Jiang, Sachin S. Sapatnekar, Cyrus Bamji
    Technology mapping for high-performance static CMOS and pass transistor logic designs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2001, v:9, n:5, pp:577-589 [Journal]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002