Jindrich Zejda, Li Ding TBNM - Transistor-Level Boundary Model for Fast Gate-Level Noise Analysis of Macro Blocks. [Citation Graph (0, 0)][DBLP] ISQED, 2006, pp:147-152 [Conf]
Gate-level timing verification using waveform narrowing. [Citation Graph (, )][DBLP]
Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP