The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Shih-Ping Lin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shih-Ping Lin, Yao-Wen Chang
    A novel framework for multilevel routing considering routability and performance. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2002, pp:44-50 [Conf]
  2. Yao-Wen Chang, Shih-Ping Lin
    MR: a new framework for multilevel full-chip routing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2004, v:23, n:5, pp:793-800 [Journal]
  3. Jai-Ming Lin, Yao-Wen Chang, Shih-Ping Lin
    Corner sequence - a P-admissible floorplan representation with a worst case linear-time packing scheme. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2003, v:11, n:4, pp:679-686 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002