The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Terry Lee: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Terry Lee, Ibrahim N. Hajj
    A Switch-Level Matrix Approach to Transistor-Level Fault Simulation. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1991, pp:554-557 [Conf]
  2. Terry Lee, Ibrahim N. Hajj, Elizabeth M. Rudnick, Janak H. Patel
    Genetic-algorithm-based test generation for current testing of bridging faults in CMOS VLSI circuits. [Citation Graph (0, 0)][DBLP]
    VTS, 1996, pp:456-462 [Conf]
  3. Terry Lee, Weitong Chuang, Ibrahim N. Hajj, W. Kent Fuchs
    Circuit-level dictionaries of CMOS bridging faults. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1995, v:14, n:5, pp:596-603 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002