The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Linda Milor: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Linda Milor, Alberto L. Sangiovanni-Vincentelli
    Computing Parametric Yield Accurately and Efficiently. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1990, pp:116-119 [Conf]
  2. Linda Milor, Alberto L. Sangiovanni-Vincentelli
    Optimal Test Set Design for Analog Circuits. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1990, pp:294-297 [Conf]
  3. Michael Orshansky, Linda Milor, Pinhong Chen, Kurt Keutzer, Chenming Hu
    Impact of Systematic Spatial Intra-Chip Gate Length Variability on Performance of High-Speed Digital Circuits. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2000, pp:62-67 [Conf]
  4. Michael Orshansky, Linda Milor, Pinhong Chen, Kurt Keutzer, Chenming Hu
    Impact of spatial intrachip gate length variability on theperformance of high-speed digital circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2002, v:21, n:5, pp:544-553 [Journal]

  5. Modeling Low-k Dielectric Breakdown to Determine Lifetime Requirements. [Citation Graph (, )][DBLP]


Search in 0.107secs, Finished in 0.107secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002