The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Mokhtar Hirech: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Sanjay Ramnath, Frederic Neuveux, Mokhtar Hirech, Felix Ng
    Test-model based hierarchical DFT synthesis. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2002, pp:286-293 [Conf]
  2. Mokhtar Hirech, James Beausang, Xinli Gu
    A new approach to scan chain reordering using physical design information. [Citation Graph (0, 0)][DBLP]
    ITC, 1998, pp:348-0 [Conf]
  3. Aurelia De Colle, Sanjay Ramnath, Mokhtar Hirech, Subramanian Chebiyam
    Power and Design for Test: A Design Automation Perspective. [Citation Graph (0, 0)][DBLP]
    J. Low Power Electronics, 2005, v:1, n:1, pp:73-84 [Journal]

  4. Test Strategies for Low Power Devices. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002