The SCEAS System
Navigation Menu

Search the dblp DataBase


Siddharth Garg: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Diana Marculescu, Siddharth Garg
    System-level process-driven variability analysis for single and multiple voltage-frequency island systems. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2006, pp:541-546 [Conf]
  2. Siddharth Garg, Siddharth Tata, Ravishankar Arunachalam
    Static Transition Probability Analysis Under Uncertainty. [Citation Graph (0, 0)][DBLP]
    ICCD, 2004, pp:380-386 [Conf]
  3. Siddharth Garg, Diana Marculescu
    Interactive presentation: System-level process variation driven throughput analysis for single and multiple voltage-frequency island designs. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:403-408 [Conf]

  4. On the impact of manufacturing process variations on the lifetime of sensor networks. [Citation Graph (, )][DBLP]

  5. System-level mitigation of WID leakage power variability using body-bias islands. [Citation Graph (, )][DBLP]

  6. Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective. [Citation Graph (, )][DBLP]

  7. System-level process variability analysis and mitigation for 3D MPSoCs. [Citation Graph (, )][DBLP]

  8. Custom feedback control: enabling truly scalable on-chip power management for MPSoCs. [Citation Graph (, )][DBLP]

  9. 3D-GCP: An analytical model for the impact of process variations on the critical path delay distribution of 3D ICs. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002