Search the dblp DataBase

Publications of Author

1. Nuttorn Jangkrajarng, Lihong Zhang, Sambuddha Bhattacharya, Nathan Kohagen, C.-J. Richard Shi
   Template-based parasitic-aware optimization and retargeting of analog and RF integrated circuit layouts. [Citation Graph (0, 0)][DBLP]
   ICCAD, 2006, pp:342-348 [Conf]
   
2. Lihong Zhang, Ulrich Kleine
   A novel analog layout synthesis tool. [Citation Graph (0, 0)][DBLP]
   ISCAS (5), 2004, pp:101-104 [Conf]
   
3. Lihong Zhang, Rabin Raut, Yingtao Jiang
   A placement algorithm for implementation of analog LSI/VLSI systems. [Citation Graph (0, 0)][DBLP]
   ISCAS (5), 2004, pp:77-80 [Conf]
   
4. Lihong Zhang, Ulrich Kleine
   A genetic approach to analog module placement with simulated annealing. [Citation Graph (0, 0)][DBLP]
   ISCAS (1), 2002, pp:345-348 [Conf]
   
5. Thomas Fang Zheng, Zhanjiang Song, Lihong Zhang, Michael Brasser, Wei Wu, Jing Deng
   CCC Speaker Recognition Evaluation 2006: Overview, Methods, Data, Results and Perspective. [Citation Graph (0, 0)][DBLP]
   ISCSLP, 2006, pp:485-493 [Conf]
   
6. Zhi-yi Qu, Yu Liu, Lihong Zhang, Ming-xin Shao
   A Speech Recognition System Based on a Hybrid HMM/SVM Architecture. [Citation Graph (0, 0)][DBLP]
   ICICIC (2), 2006, pp:100-104 [Conf]
   
7. Lihong Zhang, Rabin Raut, Yingtao Jiang, Ulrich Kleine
   Placement Algorithm in Analog-Layout Designs. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:10, pp:1889-1903 [Journal]
   
8. Lihong Zhang, Ulrich Kleine, Yingtao Jiang
   An automated design tool for analog layouts. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. VLSI Syst., 2006, v:14, n:8, pp:881-894 [Journal]
   
9. 
   Symmetry-aware placement with transitive closure graphs for analog layout design. [Citation Graph (, )][DBLP]
   
   
10. 
    Performance-constrained template-driven retargeting for analog and RF layouts. [Citation Graph (, )][DBLP]
    
    
11. 
    Performance-constrained parasitic-aware retargeting and optimization of analog layouts. [Citation Graph (, )][DBLP]
    
    
12. 
    Artificial neural network application in analog layout placement design. [Citation Graph (, )][DBLP]
    
    
13. 
    Analog placement design with constraints of multiple symmetry groups. [Citation Graph (, )][DBLP]
    
    
14. 
    MOSFET model assessment for submicron and nanometer bulk-driven applications. [Citation Graph (, )][DBLP]
    
    
15. 
    A Research on the Automatic Discovery Technology of Network Topology. [Citation Graph (, )][DBLP]
    
    
16. 
    Research on Remote Monitoring of Large-Scale Oil Tanks Based on Web. [Citation Graph (, )][DBLP]