The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Sunil R. Das: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Sunil R. Das
    On random testing of sequential digital logic with a high confidence measure (abstract). [Citation Graph (0, 0)][DBLP]
    ACM Conference on Computer Science, 1986, pp:498- [Conf]
  2. Mansour H. Assaf, Rami S. Abielmona, Payam Abolghasem, Sunil R. Das, Emil M. Petriu, Voicu Groza, Mehmet Sahinoglu
    Implementation of Embedded Cores-Based Digital Devices in JBits Java Simulation Environment. [Citation Graph (0, 0)][DBLP]
    CIT, 2004, pp:315-325 [Conf]
  3. Mansour H. Assaf, Sunil R. Das, Emil M. Petriu, Mehmet Sahinoglu
    Enhancing Testability in Architectural Design for the New Generation of Core-Based Embedded Systems. [Citation Graph (0, 0)][DBLP]
    HASE, 2004, pp:312-313 [Conf]
  4. A. R. Nayak, Wen-Ben Jone, Sunil R. Das
    Designing General-Purpose Fault-Tolerant Distributed Systems - A Layered Approach. [Citation Graph (0, 0)][DBLP]
    ICPADS, 1994, pp:360-365 [Conf]
  5. Sunil R. Das, Chuan Jin, Liwu Jin, Mansour H. Assaf, Emil M. Petriu, Mehmet Sahinoglu
    Altera Max Plus II Development Environment in Fault Simulation and Test Implementation of Embedded Cores-Based Sequential Circuits. [Citation Graph (0, 0)][DBLP]
    IWDC, 2004, pp:353-360 [Conf]
  6. Sunil R. Das, Mansour H. Assaf, Emil M. Petriu, Sujoy Mukherjee
    Design of Aliasing Free Space Compressor in BIST with Maximal Compaction Ratio Using Concepts of Strong and Weak Compatibilities of Response Data Outputs and Generalized Sequence Mergeability. [Citation Graph (0, 0)][DBLP]
    IWDC, 2002, pp:234-245 [Conf]
  7. Mansour H. Assaf, Rami S. Abielmona, Payam Abolghasem, Sunil R. Das, Emil M. Petriu, Voicu Groza
    JBits Implementation and Design Verification in Space Compressor Design of Digital Circuits. [Citation Graph (0, 0)][DBLP]
    Modelling, Identification and Control, 2003, pp:415-420 [Conf]
  8. Sunil R. Das, Amiya Nayak
    A survey on bit dimension optimization strategies of microprograms. [Citation Graph (0, 0)][DBLP]
    MICRO, 1990, pp:281-291 [Conf]
  9. Sunil R. Das, N. Goel, Wen-Ben Jone, A. R. Nayak
    Syndrome signature in output compaction for VLSI BIST. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1996, pp:337-338 [Conf]
  10. Sunil R. Das, H. T. Ho, Wen-Ben Jone, A. R. Nayak
    An improved output compaction technique for built-in self-test in VLSI circuits. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1995, pp:403-407 [Conf]
  11. Sunil R. Das, Wen-Ben Jone, Amiya Nayak, Ian Choi
    On Probabilistic Testing of Large-Scale Sequential Circuits Using Circuit Decomposition. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1994, pp:311-314 [Conf]
  12. Der-Cheng Huang, Wen-Ben Jone, Sunil R. Das
    An Efficient Parallel Transparent Bist Method For Multiple Embedded Memory Buffers. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2001, pp:379-384 [Conf]
  13. Der-Cheng Huang, Wen-Ben Jone, Sunil R. Das
    A Parallel Built-In Self-Diagnostic Method For Embedded Memory Buffers. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2001, pp:397-402 [Conf]
  14. Wen-Ben Jone, Sunil R. Das
    CACOP - A Random Pattern Testability Analyzer. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1993, pp:61-64 [Conf]
  15. Wen-Ben Jone, Sunil R. Das
    A Stochastic Method for Defect Level Analysis of Pseudorandom Testing. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1998, pp:382-0 [Conf]
  16. Wen-Ben Jone, Yun-Pan Ho, Sunil R. Das
    Delay Fault Coverage Enhancement Using Multiple Test Observation Times. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1997, pp:106-110 [Conf]
  17. Sunil R. Das, Ping Chao, Zen Chen, Yow Lung Dai, Mrinal K. Das
    Transition submatrices in regular homing experiments and identification of sequential machines of known class using direct-sum transition matrices. [Citation Graph (0, 0)][DBLP]
    Computers & OR, 1987, v:14, n:5, pp:415-433 [Journal]
  18. Sunil R. Das, C. L. Sheng
    Strong connectivity in symmetric graphs and generation of maximal minimally strongly connected subgraphs. [Citation Graph (0, 0)][DBLP]
    Inf. Sci., 1978, v:14, n:3, pp:181-187 [Journal]
  19. Sunil R. Das, C. L. Sheng, Zen Chen, W. J. Hsu
    Transition matrices in the measurement and control of synchronous sequential machines. [Citation Graph (0, 0)][DBLP]
    Inf. Sci., 1979, v:18, n:1, pp:47-65 [Journal]
  20. Emil M. Petriu, Sunil R. Das, N. Trif, S. K. Yeung
    Pseudorandom encoding for structured light applications. [Citation Graph (0, 0)][DBLP]
    Computers and Their Applications, 1998, pp:287-290 [Conf]

Search in 0.002secs, Finished in 0.304secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002