|
Search the dblp DataBase
Sanjive Agarwala:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Steve Ford, John Joseph, David E. Langworthy, David F. Lively, Girish Pathak, Edward R. Perez, Robert W. Peterson, Diana M. Sparacin, Satish M. Thatte, David L. Wells, Sanjive Agarwala
ZEITGEIST: Database Support for Object-Oriented Programming. [Citation Graph (8, 0)][DBLP] OODBS, 1988, pp:23-42 [Conf]
- Sanjive Agarwala, Charles Fuoco, Tim Anderson, Dave Comisky, Christopher Mobley
A Multi-Level Memory System Architecture for High-Performance DSP Applications. [Citation Graph (0, 0)][DBLP] ICCD, 2000, pp:408-413 [Conf]
- Tim Anderson, Sanjive Agarwala
Effective Hardware-Based Two-Way Loop Cache for High Performance Low Power Processors. [Citation Graph (0, 0)][DBLP] ICCD, 2000, pp:403-407 [Conf]
- Dave Comisky, Sanjive Agarwala, Charles Fuoco
A Scalable High-Performance DMA Architecture for DSP Applications. [Citation Graph (0, 0)][DBLP] ICCD, 2000, pp:414-0 [Conf]
- Sanjive Agarwala, Patrick W. Bosshart
A Linear Time Algorithm for Timing Directed Circuit Optimizations. [Citation Graph (0, 0)][DBLP] ISCAS, 1994, pp:213-216 [Conf]
- Sanjive Agarwala, Paul Wiley, Arjun Rajagopal, Anthony M. Hill, Raguram Damodaran, Lewis Nardini, Tim Anderson, Steven Mullinnix, Jose Flores, Heping Yue, Abhijeet Chachad, John Apostol, Kyle Castille, Usha Narasimha, Tod Wolf, N. S. Nagaraj, Manjeri Krishnan, Luong Nguyen, Todd Kroeger, Mike Gill, Peter Groves, Bill Webster, Joel Graber, Christine Karlovich
A 800 MHz System-on-Chip for Wireless Infrastructure Applications. [Citation Graph (0, 0)][DBLP] VLSI Design, 2004, pp:381-0 [Conf]
Search in 0.002secs, Finished in 0.002secs
|