The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

C. Thomas Gray: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hong-Yean Hsieh, Wentai Liu, Ralph K. Cavin III, C. Thomas Gray
    Concurrent timing optimization of latch-based digital systems. [Citation Graph (0, 0)][DBLP]
    ICCD, 1995, pp:680-0 [Conf]
  2. C. Thomas Gray, Thomas A. Hughes, Sanjay Arora, Wentai Liu, Ralph K. Cavin III
    Theoretical and Practical Issues in CMOS Wave Pipelining. [Citation Graph (0, 0)][DBLP]
    VLSI, 1991, pp:397-409 [Conf]
  3. C. Thomas Gray, Wentai Liu, Ralph K. Cavin III
    Timing constraints for wave-pipelined systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:8, pp:987-1004 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002