|
Search the dblp DataBase
Valmiki Mukherjee:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Valmiki Mukherjee, Saraju P. Mohanty, Elias Kougianos
A Dual Dielectric Approach for Performance Aware Gate Tunneling Reduction in Combinational Circuits. [Citation Graph (0, 0)][DBLP] ICCD, 2005, pp:431-437 [Conf]
- Saraju P. Mohanty, Ramakrishna Velagapudi, Valmiki Mukherjee, Hao Li
Reduction of Direct Tunneling Power Dissipation during Behavioral Synthesis of Nanometer CMOS Circuits. [Citation Graph (0, 0)][DBLP] ISVLSI, 2005, pp:248-249 [Conf]
- Saraju P. Mohanty, Elias Kougianos, Ramakrishna Velagapudi, Valmiki Mukherjee
Scheduling and binding for low gate leakage nanoCMOS datapath circuit synthesis. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
Search in 0.001secs, Finished in 0.001secs
|