The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Madhubanti Mukherjee: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Madhubanti Mukherjee, Ranga Vemuri
    A Novel Synthesis Strategy Driven by Partial Evaluation Based Circuit Reduction for Application Specific DSP Circuits. [Citation Graph (0, 0)][DBLP]
    ICCD, 2003, pp:436-440 [Conf]
  2. Madhubanti Mukherjee, Ranga Vemuri
    Simultaneous Scheduling, Binding and Layer Assignment for Synthesis of Vertically Integrated 3D Systems. [Citation Graph (0, 0)][DBLP]
    ICCD, 2004, pp:222-227 [Conf]
  3. Manish Handa, Rajesh Radhakrishnan, Madhubanti Mukherjee, Ranga Vemuri
    A Fast Macro Based Compilation Methodology for Partially Reconfigurable FPGA Designs. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2003, pp:91-0 [Conf]
  4. Madhubanti Mukherjee, Ranga Vemuri
    On Physical-Aware Synthesis of Vertically Integrated 3D Systems. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2005, pp:647-652 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002