The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Toyohiko Yoshida: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Masahito Matsuo, Hiroyuki Kondo, Yukari Takata, Souichi Kobayashi, Mitsugu Satoh, Toyohiko Yoshida, Yuichi Saitoh, Jun-ichi Hinata
    A 32-bit Superscalar Microprocessor with 64-Bit Processing and High Bandwidth DRAM Interface. [Citation Graph (0, 0)][DBLP]
    ICCD, 1994, pp:203-210 [Conf]
  2. Mamoru Sakamoto, Toyohiko Yoshida, Yasuhiro Nunomura, Yukihiko Shimazu
    Microarchitecture Support for Reducing Branch Penalty in a Supercscaler Processor. [Citation Graph (0, 0)][DBLP]
    ICCD, 1996, pp:208-216 [Conf]
  3. Morgan Hirosuke Miki, Mamoru Sakamoto, Shingo Miyamoto, Yoshinori Takeuchi, Toyohiko Yoshida, Isao Shirakawa
    Evaluation of processor code efficiency for embedded systems. [Citation Graph (0, 0)][DBLP]
    ICS, 2001, pp:229-235 [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002