The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jari Nikara: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jari Nikara, Stamatis Vassiliadis, Jarmo Takala, Mihai Sima, Petri Liuha
    Parallel Multiple-Symbol Variable-Length Decoding. [Citation Graph (0, 0)][DBLP]
    ICCD, 2002, pp:126-131 [Conf]
  2. Jari Nikara, Jarmo Takala, David Akopian, Jukka Saarinen
    Pipeline architecture for DCT/IDCT. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2001, pp:902-905 [Conf]
  3. J. H. Takala, T. S. Jarvinen, J. A. Nikara
    Register-based reordering networks for matrix transpose. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2002, pp:874-877 [Conf]
  4. Jari Nikara, Stamatis Vassiliadis, Jarmo Takala, Petri Liuha
    FPGA-Based Variable Length Decoders. [Citation Graph (0, 0)][DBLP]
    VLSI-SOC, 2003, pp:437-441 [Conf]
  5. Jari Nikara, Stamatis Vassiliadis, Jarmo Takala, Petri Liuha
    Multiple-symbol parallel decoding for variable length codes. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2004, v:12, n:7, pp:676-685 [Journal]
  6. Jari Nikara, Jarmo Takala, Jaakko Astola
    Discrete cosine and sine transforms - regular algorithms and pipeline architectures. [Citation Graph (0, 0)][DBLP]
    Signal Processing, 2006, v:86, n:2, pp:230-249 [Journal]

  7. A case for multi-channel memories in video recording. [Citation Graph (, )][DBLP]


  8. Memory access characteristics of H.264 video encoder on embedded processor. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002