|
Search the dblp DataBase
Takeshi Tokuda:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Toshiyuki Tamura, Shinji Komori, Fumiyasu Asai, Hirono Tsubota, Hisakazu Sato, Hidehiro Takata, Yoshihiro Seguchi, Takeshi Tokuda, Hiroaki Terada
A Data-Driven Architecture for Distributed Parallel Processing. [Citation Graph (0, 0)][DBLP] ICCD, 1991, pp:218-224 [Conf]
- Eiichi Teraoka, Toru Kengaku, Ikuo Yasui, Kazuyuki Ishikawa, Takahiro Matsuo, Hideyuki Wakada, Narumi Sakashita, Yukihiko Shimazu, Takeshi Tokuda
A Built-in Self- Test for ADC and DAC in a Single-Chip Speech CODEC. [Citation Graph (0, 0)][DBLP] ITC, 1993, pp:791-796 [Conf]
- Takeshi Tokuda, Jiro Korematsu, Yukihiko Shimazu, Narumi Sakashita, Tohru Kengaku, Toshiki Fugiyama, Takio Ohno, Osamu Tomisawa
A macrocell approach for VLSI processor design. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1988, v:7, n:12, pp:1272-1277 [Journal]
- Takeshi Tokuda, Jiro Korematsu, Osamu Tomisawa, S. Asai, I. Ohkura, T. Enomoto
A Hierarchical Standard Cell Approach for Custom VLSI Design. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1984, v:3, n:3, pp:172-177 [Journal]
- Takeshi Tokuda, Kaoru Okazaki, K. Sakashita, I. Ohkura, T. Enomoto
Delay-Time Modeling for ED MOS Logic LSI. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1983, v:2, n:3, pp:129-134 [Journal]
Search in 0.001secs, Finished in 0.001secs
|