The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Milena Vratonjic: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Milena Vratonjic, Bart R. Zeydel, Vojin G. Oklobdzija
    Low- and Ultra Low-Power Arithmetic Units: Design and Comparison. [Citation Graph (0, 0)][DBLP]
    ICCD, 2005, pp:249-252 [Conf]
  2. Milena Vratonjic, Bart R. Zeydel, Vojin G. Oklobdzija
    Circuit Sizing and Supply-Voltage Selection for Low-Power Digital Circuit Design. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:148-156 [Conf]

  3. The opportunity cost of low power design: a case study in circuit tuning. [Citation Graph (, )][DBLP]


  4. Energy Efficiency of Power-Gating in Low-Power Clocked Storage Elements. [Citation Graph (, )][DBLP]


  5. A New Methodology for Power-Aware Transistor Sizing: Free Power Recovery (FPR). [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002