The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Peter Walker: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Peter Walker, Sumit Ghosh
    On the Nature and Inadequacies of Transport Timing Delay Constructs in VHDL Descriptions. [Citation Graph (0, 0)][DBLP]
    ICCD, 1996, pp:128-130 [Conf]
  2. Mark J. Clement, Quinn Snell, Peter Walker, David Posada, Keith A. Crandall
    TCS: Estimating Gene Genealogies. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2002, pp:- [Conf]
  3. Kevin J. Barker, Alan F. Benner, Raymond R. Hoare, Adolfy Hoisie, Alex K. Jones, Darren J. Kerbyson, Dan Li, Rami G. Melhem, Ramakrishnan Rajamony, Eugen Schenfeld, Shuyi Shao, Craig B. Stunkel, Peter Walker
    On the Feasibility of Optical Circuit Switching for High Performance Computing Systems. [Citation Graph (0, 0)][DBLP]
    SC, 2005, pp:16- [Conf]

  4. VHDL extensions for complex transmission line simulation. [Citation Graph (, )][DBLP]


  5. Exploiting temporal independence in distributed preemptive circuit simulation. [Citation Graph (, )][DBLP]


  6. A framework for end-to-end simulation of high-performance computing systems. [Citation Graph (, )][DBLP]


Search in 0.026secs, Finished in 0.026secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002