|
Search the dblp DataBase
Mark H. Nodine:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Mark H. Nodine, Michael T. Goodrich, Jeffrey Scott Vitter
Blocking for External Graph Searching. [Citation Graph (2, 8)][DBLP] PODS, 1993, pp:222-232 [Conf]
- Mark H. Nodine, Michael T. Goodrich, Jeffrey Scott Vitter
Blocking for External Graph Searching. [Citation Graph (2, 0)][DBLP] Algorithmica, 1996, v:16, n:2, pp:181-214 [Journal]
- Mark H. Nodine, Jeffrey Scott Vitter
Greed Sort: Optimal Deterministic Sorting on Parallel Disks. [Citation Graph (1, 0)][DBLP] J. ACM, 1995, v:42, n:4, pp:919-933 [Journal]
- Mark H. Nodine, Daniel P. Lopresti, Jeffrey Scott Vitter
I/O Overhead and Parallel VLSI Architectures for Lattice Computations. [Citation Graph (1, 0)][DBLP] IEEE Trans. Computers, 1991, v:40, n:7, pp:843-852 [Journal]
- Mark H. Nodine, Daniel P. Lopresti, Jeffrey Scott Vitter
I/O Overhead and Parallel VLSI Architectures for Lattice Computations. [Citation Graph (0, 0)][DBLP] ICCI, 1990, pp:497-506 [Conf]
- Mrinal Bose, Mark H. Nodine, William R. Jurasz Jr., Vlad Zavadsky, Arvind Chodavadia, Lincoln R. Nunes
Modeling IP Responses in Testcase Generation for Systems-on-Chip Verification. [Citation Graph (0, 0)][DBLP] MTV, 2003, pp:7-10 [Conf]
- Marian H. Nodine, Mitch Cherniack, Mark H. Nodine
Semantic Cardinality Estimation for Queries over Objects. [Citation Graph (0, 0)][DBLP] POS, 1996, pp:164-173 [Conf]
- Mark H. Nodine, Jeffrey Scott Vitter
Large-Scale Sorting in Parallel Memories (Extended Abstract). [Citation Graph (0, 0)][DBLP] SPAA, 1991, pp:29-39 [Conf]
- Mark H. Nodine, Jeffrey Scott Vitter
Deterministic Distribution Sort in Shared and Distributed Memory Multiprocessors. [Citation Graph (0, 0)][DBLP] SPAA, 1993, pp:120-129 [Conf]
- Jeffrey Scott Vitter, Mark H. Nodine
Large-Scale Sorting in Uniform Memory Hierarchies. [Citation Graph (0, 0)][DBLP] J. Parallel Distrib. Comput., 1993, v:17, n:1-2, pp:107-114 [Journal]
MDD with Added Null-Value and All-Value Edges. [Citation Graph (, )][DBLP]
A Mature Methodology for Implementing Multi-Valued Logic in Silicon. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.002secs
|